Regviz

Renesas Electronics /R7FA6M1AD /SDHI0 /SDIF_MODE

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SDIF_MODE

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Renesas Electronics/R7FA6M1AD/SDHI0/SDIF_MODE#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0Reserved 0Reserved0 (0)NOCHKCR 0Reserved

NOCHKCR=0

Description

SD Interface Mode Setting Register

Fields

Reserved

This bit is read as 0. The write value should be 0.
Reserved

These bits are read as 0000000. The write value should be 0000000.
NOCHKCR

CRC Check Mask (for MMC test commands)

0 (0): CRC check is valid

1 (1): CRC check is invalid(CRC16 value is ignored when read and CRC Status value is ignored when write)
Reserved

These bits are read as 00000000000000000000000. The write value should be 00000000000000000000000.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data